

# ITS3 for ALICE

Sanghoon Lim (Pusan National University) on behalf of the ALICE collaboration

**APCTP Workshop** on the Physics of Electron-Ion Collider





#### ALICE experiment

• Study of properties of quark-gluon plasma in heavy-ion collisions

10

10

10

10

- Charged particles at low  $p_T$
- Charm and bottom hadrons

11



#### ALICE ITS2

- New inner tracking system (ITS2) for Run 3
  - Monolithic Active Pixel Sensor Technology
  - Pitch: 28 x 27  $\mu$ m<sup>2</sup>



• 7 layers

- All silicon pixels
- Chip thickness
  Inner 3 layers: 50 μm
  - Outer A layers:  $100 \, \mu m$
  - Outer 4 layers: 100  $\mu$ m
- Rate capability
  100 kHz Pb+Pb

#### ALICE ITS2

Laver 2

Layer 4

Layer 5

- New inner tracking system (ITS2) for Run 3
  - Monolithic Active Pixel Sensor Technology



Layer 1

### LHC pilot beam (900 GeV proton collisions)



#### KoALICE contribution to the ALICE ITS2



PNU/Inha University





Yonsei University

- Design of Pixel Sensor Chip
- **o** Characterization of Pixel Sensor Chip
- Chip production (thinning & dicing)
- $\circ$  Chip test
- Detector module production and test



The ALICE collaboration presents the

ALICE Industry Award 2020

C-ON Tech NamdongGu Incheon, South Korea

in recognition of the exceptional commitment to the development of a highprecision automated system for the mass production visual inspection and electrical tests of the ALPIDE monolithic pixel sensor ASIC. The extraordinary dedication of C-On Tech contributed to the successful production of the ALICE Inner Tracking System and Muon Forward Tracker.



#### Hybrid : Sensor and readout electronics separated



- Majority of currently used silicon detectors
- Possible to optimize sensor and readout electronics separately
- Large power consumption and material budget

#### Monolithic Active Pixel Sensor (MAPS)

#### Monolithic

: Sensor and readout electronics integrated



- Recently developed and used (first generation for STAR HFT)
- Easier integration
- Lower power consumption and material budget
   1.14% X₀ per layer
   → 0.35% X₀ per layer



#### ALICE Pixel Detector (ALPIDE)

• CMOS pixel sensor using 180 nm CMOS Imaging Process





- High-resistivity (>1 kΩ cm) p-type epitaxial layer (25 µm) on p-type substrate
- Small n-well diode (2  $\mu$ m diameter)  $\rightarrow$  low capacitance (~5 *f*F)
- Reverse bias voltage (-6 V<V<sub>BB</sub><0 V) to substrate to increase the depletion region (<30 ns charge collection time with V<sub>BB</sub> =-3 V)
- Deep p-well shields n-well of PMOS



#### ALICE Pixel Detector (ALPIDE)

• Fully integrated signal processing



• Front-end

**shaping time:** <10 μs

power consumption: ~300 nW/pixel (<40 mW/cm2)

- Multi-event memory: 3 stages
- Fake-hit rate: <1 Hz/cm2
- Triggered or continuous readout mode



#### ALICE ITS3



#### ALICE ITS3

• Closer to the interaction point and less material



Beam pipe Inner/Outer Radius (mm)	16.0/16.5		
IB Layer Parameters	Layer 0	Layer 1	Layer 2
Radial position (mm)	18.0	24.0	30.0
Length (sensitive area) (mm)	300		
Pseudo-rapidity coverage	±2.5	±2.3	±2.0
Active area (cm <sup>2</sup> )	610	816	1016
Pixel sensor dimensions (mm <sup>2</sup> )	280 x 56.5	280 x 75.5	280 x 94
Number of sensors per layer	2		
Pixel size (µm <sup>2</sup> )	O (10 x 10)		

- 300 mm wafer-scale sensors using stitching technology
- $\circ$  Very thin (20-40  $\mu m$ ) sensors
  - $\rightarrow$ Low material budget (0.02-0.04%  $X_0$  per layer)
  - →Flexible enough to be bent
- Carbon foam ribs for mechanical support



#### Performance improvement

• Pointing resolution



#### Performance improvement

• Tracking efficiency and momentum resolution



### Bending ALPIDE



in Aug 2020 (DESY) Proved that bent chips are working \_ with excellent efficiency arXiv:2105.13000  $10^{-1}$ 0.0° 511 Normal operating point 4.9° 447 383 9.7° - 14.6° algue 319 - 255 စ္တိ - 19.5° - 19.5° - 24.4° -191 127 29.2° 63 34.1° 39.0° 150 200 250 300 50 100

First test beam with bent chips

٠

Figure 10: Inefficiency as a function of threshold for different rows and incident angles with partially logarithmic scale  $(10^{-1} \text{ to } 10^{-5})$  to show fully efficient rows. The dark circles represent the calculated efficiency and the shaded areas the statistical uncertainty. Each data point corresponds to at least 8k tracks.

Threshold (e<sup>-</sup>)



- Test beam with full mock-up of the final ITS ("µITS3") in Jul 2021 (SPS)
  - 6 ALPIDE chips bent to the target radii of ITS3
  - Cu target in the center
    →proton/pion-Cu collisions
  - Track and vertex reconstruction







- Test beam with full mock-up of the final ITS ("µITS3") in Jul 2021 (SPS)
- Consistent performance for bent chips of different radii



## Bending wafer-scale sensors



Layer assembly

• Successfully integrated 3 silicon layers





#### Layer assembly

- Preliminary test for cooling system
  - Breadboard models based on heating elements
  - Study of thermal properties in a wind tunnel





#### Sensor development with the 65 nm process

- ~12 mm -----1 1---प्राण --------------------------
- First submission with test chips (2021 summer)
  - Transistors, DACs, analog pixels, digital pixels
  - Several tests are ongoing



#### Sensor development with the 65 nm process

**APTS** 



**CE65** 



• Matrix: 6x6 pixels

- Readout: direct analog readout of central 4x4
- Pitch: 10, 15, 20, 25 μm

- Matrix: 64x32, 48x32 pixels
- Readout: rolling shutter analog
- Pitch: 15, 25 μm

DPTS



- Matrix: 32x32 pixels
- Readout: asynchronous digital readout
- $\circ$  Pitch: 15  $\mu$ m

#### APTS – Lab test with Fe-55

- Comparison of various pixel pitches to study the optimal pitch
- Modification in the process
  - Full depletion of sensors
  - Electric field pointing to collection electrodes
- Similar results between pixels of different pitches (10-25 µm)
   →Very efficient charge collection



100% detection efficiency from the first data ٠

600

400

0

200 L

-400

-600

•

-600

-400

-200

ò Track intercept in x (µm)

200

400

600

(mm) 200 in y

ept



• Efficiency and fake hit rates

→Excellent detection efficiency at very low fake hit rates over a large threshold range



• After irradiation: 10<sup>13</sup> NIEL

→At ALICE conditions: still high detection efficiency with slightly larger fake rates



• After irradiation: 10<sup>15</sup> NIEL

→Still possible to achieve high efficiency at room temperature



#### Wafer-scale sensors with stitching

- Engineering run for prototype sensors is prepared
  - Expect sensors for testing at mid-2023
  - Yield from the stitching technique
  - Interconnect power and signals
  - Study of noise, speed, leakage...
- Preparation for post-processing and testing is ongoing





#### Summary and outlook

- Active R&D is ongoing in ALICE for a new inner tracking system (ITS3) for LHC LS3
  - Wafer-scale sensors with stitching (65 nm process)
  - Very low material budget (<0.05% X<sub>0</sub> per layer)
  - Initial performance has been done for bent chips with ALPIDE and test chips from MLR1



MLR: multiple layer per reticle, ER: engineering run (6 months turn-around), BM: breadboard module, EM: engineering module, QM: qualification module, FM: final module

#### planning uncertainty: ASIC design using new technology without established design work flow, ASIC design is in R&D mode → large chip implementation and electro-mechanica implementation depends on findings during R&D



Test with different geometries •



**Double-crossing** 



